In this paper, we report a new fabrication route to generate microstructured, single-crystalline silicon (μs-Si) ribbons using (1 1 0) silicon. Two different methods were explored for producing these printable structures. This work also introduces a second-process innovation in the fabrication of microstructured semiconductor objects for printed large-area circuits, namely the direct integration of a high-quality, thermally grown silicon dioxide (SiO 2 ) layer for use as a gate dielectric in top-gate metal-oxide-silicon field effect transistors. We also demonstrate and characterize a soft, conformable lamination process that considerably enhances the mechanical stability of devices printed on plastic, allowing bending radii as small as 0.8 cm. These structures enable a reduction of the bending strains localized at the device interface. These improvements were fully characterized by finite element simulations of the strain distribution present in a descriptive model of the multilayer laminated circuit.
Introduction
Printable thin film transistors (TFTs) have attracted considerable research attention since the first report of a printed plastic transistor in 1994 [1] . This interest stems in part from their light weight, mechanical flexibility and potential for low cost [2] [3] [4] [5] [6] [7] . These systems also offer the possibility of enabling new applications of low-cost/large-area electronics [8] . Significant improvements are needed, however, both in the materials and fabrication processes used to make them.
Toward this end, encouraging progress has been realized with respect to the performance of organic TFTs (e.g. pentacene, polythiophenes, etc), with reported organic semiconducting polymers currently exhibiting effective device mobilities in the range of 0.1-1 cm 2 V −1 s −1 [9] [10] [11] . The potential for flexible TFTs prepared using either semiconductor nanowire (NW) networks or carbon nanotubes also appears to be promising, with the recent literature reporting effective device mobilities of ∼480 cm 2 V −1 s −1 for aligned arrays of nanotubes (corresponding to 'per tube' mobilities of a few thousand cm 2 V −1 s −1 ) [12] , and ∼2 cm 2 V −1 s −1
for the NWs (corresponding to ∼130 cm 2 V −1 s −1 'per wire' mobilities) [13] . The fabrication on plastic of polySi TFTs, using an excimer laser-based crystallization step to process a sputtered amorphous silicon (a-Si) film, also appears to be a competitive technology from the vantages of both its excellent compatibility with existing microfabrication processes and the reasonably high effective mobilities (∼15 cm 2 V −1 s −1 ) [14] . Spin-coated metal chalcogenide films (SnS 2−x Se x ), a chemistry based on the low-temperature decomposition of soluble hydrazinium precursors, have also yielded promising mobilities of 12 cm 2 V −1 s −1 for n-type TFTs [15] .
We have previously reported etching techniques to generate microstructured, silicon (μs-Si) ribbons from a (1 1 1) Si wafer [16] [17] [18] .
The advantages that accrue to this technology relate to its compatibility with standard microfabrication methods (such as photolithography and dry/wet etching) and ability to accommodate hightemperature doping and annealing processes, which can be carried out before transferring the μs-Si objects to a less temperature permissive substrate. The fabrication of μs-Si from (1 1 1) Si relies on dry etching techniques, either reactive ion etch (RIE) [16] or an inductively coupled plasmareactive ion etch (ICP-RIE) [17, 18] , to vertically define the features and wet anisotropic etching to underetch and release the silicon from the host wafer. The fabrication reported here with (1 1 0) silicon eliminates the use of dry etching equipment to vertically define the feature heights and adopts anisotropic wet etching [19] . This simplification of process development offers the potential to further reduce fabrication costs. High-performance μs-Si devices fabricated from the (1 1 1) platform may ultimately suffer because of the high defect density present in the (1 1 1) Si surface [20, 21] . This has led to our current pursuit of using (1 1 0) as an alternative wafer source, supported by the additional benefit that the hole mobility in the (1 1 0) channel surface is the highest of any silicon orientations [22] . This high hole mobility has led to the development of (1 1 0) pMOSFETs [23] [24] [25] [26] [27] [28] [29] and the use of direct silicon bonded (DSB) hybrid orientation technology (HOT) as a potential candidate for next-generation CMOS technology [30] .
In this paper, we describe two fabrication methods to generate μs-Si ribbons using a bulk single-crystalline Si (1 1 0) wafer (hereafter referred to as methods I and II). Both these methods use wet etching to define the features; the differences between these relate to the processes used to undercut the wafer-supported silicon pillars. We additionally describe methods that can be used to fabricate high-performance, topgate metal-oxide-silicon field effect transistors (MOSFETs) on plastic substrates along with dry-transfer printing processes, appropriate for use in technologies requiring large-area circuits.
We specifically highlight procedures that can be used to incorporate a high-quality, dry thermal oxide (SiO 2 ) layer as a gate dielectric; this structural element is grown prior to the transfer of the μs-Si structures to a plastic support. A soft, conformable lamination process was also investigated as a means for improving the mechanical stability of these (and presumably other forms of) printed flexible circuits [31] . These structures, and their application, follow and extend models first introduced by Loo et al in 2002 [32] . In the present work, theoretical calculations of strain distributions are presented that take full account of the large, hierarchical variations of mechanical properties present in flexible multilayer composite circuits. These simulations accurately predict aspects of the mechanical deformation of the various hard and soft circuit layers upon bending. a) -(c) illustrate the sequence of steps used to produce the μs-Si ribbons from a bulk (1 1 0) Si wafer. These first steps are general to both fabrication methodologies. The process begins by growing a 17 nm thick layer of SiO 2 on top of a Si wafer (Si Inc., 1 1 0 , p-type, resistivity = 7.5 ± 0.6 cm) by dry oxidation [33] . Standard photolithography was used to pattern the surface oxide into lines ( figure 1(a) ). The photolithographically defined lines were aligned with respect to [1 1 0] flat to facilitate the anisotropic vertical etching of the exposed silicon using a tetramethyl ammonium hydroxide (TMAH, Aldrich) solution (TMAH:H 2 O = 5:7 at 100
Experimental details
• C, 5 min) (figure 1(b)) [19] . After stripping the top oxide layer, a second SiO 2 layer (66 nm thick) was grown over the entire surface area. This SiO 2 layer served to protect the silicon from physical damage resulting from high-energy ion bombardment during subsequent RIE plasma processing.
The wafer was then loaded into an electron beam evaporator (Temescal FC-1800), where an oblique evaporation of metal from two angles (θ and −θ , figure 1(c)) was carried out [34, 35] . The latter was chosen to provide a shadowed over layer deposit. For lateral dimensions of 2 μm wide columns and spaces, an angle of 58
• (corresponding to a depth of metal deposition of 2.5 μm) was selected. Selection of the metal is where the processing of the two methods starts to deviate, with Al for method I and Pd for method II. With method I, a two-step RIE (first: CF 4 , 50 mTorr, 40 sccm, 75 W, 20 min; second: CF 4 :O 2 = 40:10 sccm, 200 mTorr, 50 W, 13 min) was used to isotropically underetch the silicon features (figure 1(d), method I option). After stripping the Al (AL 12, Cyantek Corporation) and SiO 2 layers (BOE), the μs-Si ribbons were transferred to a plastic sheet using a dry transfer technique, as shown in figures 1(f )-(i) [36] . This dry transfer is common to both methods and involves first a thermally grown 80 nm thick SiO 2 layer at 1100
• C (figure 1(f )). This oxide is subsequently used as the gate dielectric (calculated capacitance = 43 nF cm −2 ) in a top-gate MOSFET (discussed in more detail later). For the transfer, a poly(dimethylsiloxane) (PDMS, Dow corning Sylgard 184) slab that had been treated with a UV/ozone (UVO) protocol [37] [38] [39] was placed in conformable contact with the top surface of the μs-Si ribbons ( figure 1(g) ). The ribbons were removed from the wafer by peeling the PDMS away, a procedure that cleanly liberated the μs-Si ribbons from the bulk wafer via fracture at the location of the undercutting ( figure 1(h) ). This 'inked' PDMS slab is then used to transfer the μs-Si and its integrated gate dielectric layer to a 100 μm thick poly(ethylene terephthalate) (PET, Glafix Plastics) sheet, coated with a 10 μm thick layer of optically curable polyurethane (PU, Norland Optical Adhesive number 73). The PU with the embedded silicon objects was subsequently cured by exposure to a mercury-discharge UV lamp (home-built apparatus employing an ozone active low-pressure mercury lamp (BHK), 173 μW cm −2 ). Peeling back the PDMS and removing residual PDMS with TBAF resulted in the transfer of the μs-Si elements with the face bearing the high-quality SiO 2 gate dielectric layer exposed at the ambient interface (figure 1(i)).
Method II: the fabrication of μs-Si from (1 1 0) Si by two sequential steps of wet chemical etching
The fabrication process using method II is procedurally similar to that using method I. An identical process is carried out (figures 1(a), (b)) up to the selection of the metal for the angle e-beam evaporation ( figure 1(c) ). With this method Pd instead of Al was used. The use of Pd metal allows for an anisotropic metal-assisted underetching in a HF/HNO 3 solution (figure 1(e), method II option). After removing the Pd, the remaining procedures are identical to those described in method I. 
Results and discussion

Method I: the fabrication of μs-Si by wet etching and RIE from the bulk (1 1 0) Si wafer
Figure 2(a) shows an image of the μs-Si processed to the point where it could be removed from the bulk Si wafer ( figure 1(d) ), a form appropriate for use as a 'solid ink' in a subsequent printing step (figures 1(f )-(i)). The figure shows the qualities of the nascent Si ribbons (2 μm width and 5 μm depth) that can be prepared using the anisotropic, wet TMAH etching process in conjunction with the isotropic undercutting of the underlying Si provided by the RIE etching process. The μs-Si objects shown are covered with a protecting SiO 2 layer and obliquely deposited Al thin film. In the insert of figure 2(a), the Al capping layer can be seen along with the position where it stopped the isotropic RIE etching ( figure 1(d) ). An important feature of this procedure is that the μs-Si objects are fabricated in a way that maintains the precision of their overlay on the Si wafer, which in turn allows a dry transfer of these objects to plastic substrates that maintains this registration.
The sizes of the μs-Si ribbons can be controlled by adjusting the SiO 2 pattern width, the depth of anisotropic Si etching and the angle of the tilted metal deposition as shown in scheme 1. We deposited 100 nm of Al at an angle calculated using the equation as follows:
where h is the feature height, S is the lateral spacing, L is the shadow length and θ is the incidence angle of evaporated flux. Full coverage of the pattern sidewall is obtained when S is greater than L; L values that exceed S result in partial coverage of the pattern sidewalls due to a shadowing effect. Figure 2(b) shows the μs-Si objects that have been additionally processed to incorporate a high-quality gate oxide ( figure 1(f ) ) in a form suitable for subsequent dry transfer. Figure 2 (c) shows a SEM image of the μs-Si ribbons covered with gate dielectric that had been released from the silicon host wafer and transferred to a PDMS slab during the inking step ( figure 1(g) ). The inset of figure 2(c) shows a higher figure 1(i) ). Though it is possible to fully undercut these ribbons, we optimized the process flows outlined in figure 1 to support registration in dry printing processes without utilizing an additional anchor support structure [17, 18] . Figure 3(a) shows a cross-section of the well-defined Si profile prepared by the anisotropic wet TMAH etching process [19] . The μs-Si has been processed to the point where it is ready for transfer. The undercutting seen here is localized near the bottom edge of Pd. To our knowledge, this feature of the localized etching at the Pd/Si interface has not been previously reported, even in closely analogous systems. A recent paper, for example, described a similar experiment in which the etching process was carried out on a wafer bearing a Ti/Au metal film; isotropic etching was seen in this case [34] . We believe that these differences can be rationalized in the context of chemical influences that serve to generate and localize a galvanic corrosion process [40] . The processes involved can be related to a series of half cell reactions: (1) cathodic processes localized on Pd leading to the evolution of H 2 and the reduction of HNO 3 ; and (2) an anodic pathway leading to the dissolution and conversion of Si(s) to the soluble product H 2 SiF 6 . These pathways are similar to the chemistries that form porous Si via stain etching, as shown below [41] .
Method II: the fabrication of μs-Si from (1 1 0) Si by two sequential steps of wet chemical
Cathodic reaction: From the literature-reported gold system [34] , the overvoltage for the production of hydrogen is approximately 0.2 V higher than on Pd [42] . The initial reduction of HNO 3 to nitrous acid (HNO 2 ) serves to provide an easily reduced material for the cathodic reaction. The nitrous acid acts as a more active oxidizing intermediate that is ultimately reduced to NO (reactions not shown) [43] . The reduction of HNO 3 is rather complicated and involves several steps in which nitrous acid is one of several intermediate N(III) species that have been identified [44] . The current for the cathodic reaction is divided between the reduction of HNO 3 and the formation of H 2 [45] . In the anodic equation m is the average number of holes that are required to dissolve one silicon atom. This value ranges between 2 and 4 depending on the current multiplication factor [43] . The oxidized silicon then reacts with HF to form H 2 SiF 6 . A generalized overall reaction is shown above.
The nascent μs-Si ribbons shown in figure 3 (a) were then dry-transferred by the technique described above (method I). Figure 3(b) shows a high-resolution SEM image of the μs-Si ribbons transferred from the wafer to a PDMS support. The inset image of figure 3(b) shows a higher magnification of the top of a representative ribbon. From the inset, it can be seen that the etched surface is relatively planar up to the step edge of the fracture point.
Top-gate MOSFET devices using dry transferred μs-Si of method I
To test the utility of the described structures as platforms for flexible devices, an array of top-gate MOSFETs was fabricated using method I as the μs-Si source. These μs-Si ribbons carried an integrated thermal oxide gate dielectric that had been modified by an additional doping step carried out prior to the transfer to plastic [46] . Figure 4(a) is a schematic depiction of a cross-section of this MOSFET device array geometry. The source and drain were doped on the bare Si wafer using a solid P 2 O 5 source [47, 48] . With the protocol outlined in figure 1 , the integrated μs-Si objects were transferred to the plastic substrate and the area for the metal contacts was then subsequently photolithographically defined. The Ti/Au contacts were deposited using an e-beam evaporator [47, 48] . . The on/off ratios were ∼10 2 ; thus, the performances achieved at this point remain lower than those fabricated using other forms of μs-Si, indicating that refinements in processing will be needed [49, 50] .
Soft, conformal lamination of μs-Si devices on plastic
The mechanical performance of a flexible semiconductorbased device can be improved by placing the more brittle component at the center of a multilayer laminate stack [46] . We tested this for the μs-Si system, using an asymmetrical composite overlay that facilitated both the wafer-level transfer and the subsequent bonding to the plastic. This was done using a laminated structure consisting of a stack of four separate layers made out of PET/PU/PDMS/PET as depicted in the insert of figure 5(a). For a symmetrical system consisting of only two identical PET sheets, the in-plane strain should vary linearly with the distance (y) to the neutral plane, as given in equation (1) [51] :
The laminated system, however, also contains soft interlayer materials that are located between the two PET sheets. As these materials are much softer than the PET sheets, they absorb most of the in-plane strains, which develop across the laminated structure upon bending. Finite element simulations (FEMLAB, Comsol Inc.) of this multilayer system enabled a more accurate prediction of the variation of the in-plane strains. Figure 5 (a) shows the mechanical in-plane strain as a function of position (Z) for a constant bending radius (R = 1.7 cm). In this multilayer structure, the variation of the in-plane strains across the sample contains three distinct linear regions. A so-called neutral plane resides at the device interface (Z = 0) [52] . Figure 5(b) shows the variation of the in-plane strain formed at the embedded device layer and the top surface as a function of the bending radius (R). In this case, the thicknesses of the PET/PU/PDMS/PET sheets are 100/10/5/100 μm respectively. The strains at the embedded level have been reduced by a factor of ∼2. This reduction is much less than a previous linear model [51] due to the fact that the inner PU and PDMS layers are softer than the PET sheets. In order to improve the efficiency of this lamination method, the 'neutral plane' can be moved closer to the device interface by decreasing the thickness of PDMS layer. The family of curves (solid lines) shown in figure 5(a) illustrates this trend. Figure 5 (c) shows the current variation (I ds /I ds • ) versus strain as measured for a two-terminal device on a PU/PET substrate (100/10 μm) and laminated against a PDMS/PET (5/100 μm) overlayer. The current between the source and the drain (I ds ) was measured at a source-drain voltage (V sd ) of • stands for I ds without any bending. The embedded device exhibited less than ±7% of current variation even at a bending radius of 0.8 cm.
V; I ds
• is the I ds measured without any flexure. The device structure consisted of phosphorous-doped source and drain contacts with a channel length of 30 μm and a channel width of 180 μm. The embedded device showed stable characteristics exhibiting less than ±7% current variation at bending radii as small as 0.8 cm. This indicates that laminated, embedded μs-Si devices yield mechanically stable devices that are highly resistant to fracture (due to strain reduction) during mechanical bending.
Conclusions
The methods described in this paper constitute an alternative fabrication route to generate microstructured silicon from (1 1 0) wafers. The process relies upon chemical etching to define the vertical features. This is an improvement over reported fabrication strategies, using (1 1 1) silicon, that use dry etching techniques to define the features [16] [17] [18] . New procedures that allow for the direct integration of a SiO 2 layer as a gate dielectric for top-gate devices supported on plastic substrates have been described. This is an integration of materials forms that is not easily achievable using other approaches. With process improvements, these structures could play an important role in enabling the integration of high-frequency circuits using printable semiconductors [47, 48] . The device mobilities (∼210 cm 2 V −1 s −1 per ribbon) obtained with these μs-Si objects are much higher than those obtained with other TFT-based platforms but still have yet to reach the higher performance metrics we have found with more costly forms of printable μs-Si [49, 50] .
